High-Density Integrated Electrocortical Neural Interfaces: Low-Noise Low-Power System-on-Chip Design Methodology

$110.46

This advanced textbook covers design strategies and applications for electrocortical neural interfaces for students of bioengineering.

High-Density Integrated Electrocortical Neural Interfaces: Low-Noise Low-Power System-on-Chip Design Methodology
High-Density Integrated Electrocortical Neural Interfaces: Low-Noise Low-Power System-on-Chip Design Methodology
$110.46

[wpforms id=”1190″ title=”true” description=”Request a call back”]

High-Density Integrated Electrocortical Neural Interfaces provides a basic understanding, design strategies and implementation applications for electrocortical neural interfaces with a focus on integrated circuit design technologies. A wide variety of topics associated with the design and application of electrocortical neural implants are covered in this book. Written by leading experts in the field– Dr. Sohmyung Ha, Dr. Chul Kim, Dr. Patrick P. Mercier and Dr. Gert Cauwenberghs –the book discusses basic principles and practical design strategies of electrocorticography, electrode interfaces, signal acquisition, power delivery, data communication, and stimulation. In addition, an overview and critical review of the state-of-the-art research is included. These methodologies present a path towards the development of minimally invasive brain-computer interfaces capable of resolving microscale neural activity with wide-ranging coverage across the cortical surface. Written by leading researchers in electrocorticography in brain-computer interfaces Offers a unique focus on neural interface circuit design, from electrode to interface, circuit, powering, communication and encapsulation Covers the newest ECoG interface systems and electrode interfaces for ECoG and biopotential sensing

Additional information

Weight 0.367 lbs
Dimensions 19.1 × 1.2 × 23.5 in

Reviews

There are no reviews yet.

Be the first to review “High-Density Integrated Electrocortical Neural Interfaces: Low-Noise Low-Power System-on-Chip Design Methodology”

Your email address will not be published. Required fields are marked *